Clock gating analysis – why, what, how?
Hello Now let me first be very clear – This blog is for freshers in static timing analysis domain. This topic had been very confusing […]
Continue reading
The curious case of ‘interface analysis’!!
Hello This is an important part of static timing analysis, Below is the link: https://www.udemy.com/vlsi-academy-sta-checks-2 I would love to talk about it a lot in […]
Hey is your laptop ready to design a chip??
Hello Or atleast analyze full chip timing? No…..Then get it ready soon… We will soon be launching course on static timing analysis – part 2 […]
Art of layout – Euler’s path and stick diagram – Part 3
Hello ….continuing from Part1 and Part2 After the terrible layout we saw in last 2 blogs, without considering euler’s path, its now time to mend […]
Art of layout – Euler’s path and stick diagram – Part 2
Hello ….lets continue from here So I have been bragging about that ‘art of layout’ is a combination of euler’s path and stick diagram. But […]
Art of layout – Euler’s path and stick diagram – Part 1
Hello I wrote about euler’s path and stick diagram in two different blogs, but now is the time to show you how are they connected. […]
16-mask process – Looks complex.. not anymore!! – Part2
Hello ….continued from my previous post….. Once we have the nwell and pwell created, the entire structure is being placed in high temperature furnace and the […]
16-mask process – Looks complex.. not anymore!! – Part1
Hello If you look into the above image, and wondering how complex it is to build and package a chip, you will change your opinion […]
we are close… just wait ‘n’ watch!!
Hello Wondering…what are we closing on……!! So what if, I show you the below image which represents synthesized version some complex design (say, microprocessor)…you must […]
wondered how simply can layout be drawn from scratch ?
hello And that’s what I aim in my new course (yet to be released) Let me try to give you a basic snapshot of what […]
