• Home
  • Products
    • K-12 Program
    • VSD Starter Course
      • Courses
      • Nasscom Certification Program
        • Digital VLSI SoC
        • RISC-V MYTH
        • Packaging
      • VSD IAT
        • TCL Workshop
        • Master RTL Design & Synthesis
    • VSD Advance Course
      • VSD-Hardware Design Program
      • Product Based RISC-V Skilling Program
      • SoC Design and Implementation using Synopsys
    • Tapeouts
      • IPs
      • SoCs
      • VSD Tapeout
    • Boards
      • VSDSquadronMini
      • VSDSquadronFM
      • VSDSquadronPRO
      • VSDSquadron
    • Roadshow
    • Publication
    • Conference And Hackathon
      • VSDOpen
      • Hackathon
    • Community
      • Blogs
      • VSD Intern Success Stories
      • Knowledge Sharing Heros
  • Blogs
    • VSD Latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • About Us
  • Home
  • Products
    • K-12 Program
    • VSD Starter Course
      • Courses
      • Nasscom Certification Program
        • Digital VLSI SoC
        • RISC-V MYTH
        • Packaging
      • VSD IAT
        • TCL Workshop
        • Master RTL Design & Synthesis
    • VSD Advance Course
      • VSD-Hardware Design Program
      • Product Based RISC-V Skilling Program
      • SoC Design and Implementation using Synopsys
    • Tapeouts
      • IPs
      • SoCs
      • VSD Tapeout
    • Boards
      • VSDSquadronMini
      • VSDSquadronFM
      • VSDSquadronPRO
      • VSDSquadron
    • Roadshow
    • Publication
    • Conference And Hackathon
      • VSDOpen
      • Hackathon
    • Community
      • Blogs
      • VSD Intern Success Stories
      • Knowledge Sharing Heros
  • Blogs
    • VSD Latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • About Us
  • Home
  • Products
    • K-12 Program
    • VSD Starter Course
      • Courses
      • Nasscom Certification Program
        • Digital VLSI SoC
        • RISC-V MYTH
        • Packaging
      • VSD IAT
        • TCL Workshop
        • Master RTL Design & Synthesis
    • VSD Advance Course
      • VSD-Hardware Design Program
      • Product Based RISC-V Skilling Program
      • SoC Design and Implementation using Synopsys
    • Tapeouts
      • IPs
      • SoCs
      • VSD Tapeout
    • Boards
      • VSDSquadronMini
      • VSDSquadronFM
      • VSDSquadronPRO
      • VSDSquadron
    • Roadshow
    • Publication
    • Conference And Hackathon
      • VSDOpen
      • Hackathon
    • Community
      • Blogs
      • VSD Intern Success Stories
      • Knowledge Sharing Heros
  • Blogs
    • VSD Latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • About Us
  • Home
  • Products
    • K-12 Program
    • VSD Starter Course
      • Courses
      • Nasscom Certification Program
        • Digital VLSI SoC
        • RISC-V MYTH
        • Packaging
      • VSD IAT
        • TCL Workshop
        • Master RTL Design & Synthesis
    • VSD Advance Course
      • VSD-Hardware Design Program
      • Product Based RISC-V Skilling Program
      • SoC Design and Implementation using Synopsys
    • Tapeouts
      • IPs
      • SoCs
      • VSD Tapeout
    • Boards
      • VSDSquadronMini
      • VSDSquadronFM
      • VSDSquadronPRO
      • VSDSquadron
    • Roadshow
    • Publication
    • Conference And Hackathon
      • VSDOpen
      • Hackathon
    • Community
      • Blogs
      • VSD Intern Success Stories
      • Knowledge Sharing Heros
  • Blogs
    • VSD Latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • About Us

Tag Archives: 4kB SRAM

What I did in 8-weeks-VSD Internship? – Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM

Semiconductor memories are an integral part of all systems to store large quantities of digital information. One of the important types of semiconductor memory is […]

Continue reading

3rd mile-stone in 1-week in field of open-source – 4kB SRAM design

@Yash joined our research project group under VSD Research internship program which runs for 8-weeks. He was supposed to explore openRAM memory compiler flow, develop all custom cells required by openRAM using OSU180nm and generate 4kB SRAM with an access time of 2.5ns

Continue reading

Blogs

VSD Statistics

0

Online Beginner Course

0

RTL GDSII VSD-IAT Workshop

0

VSD Community Based Silicon Tape Out

0

Analog & Mixed Signal IPs

0

VSDOpen Online Conference

0

Unique Global students

0

VSD Hackathon Participants

0

VSDSquadron Educational and Dev Kit

VSD - Supporters

sahyadri-logo.png
EFY_1200x300.jpg
WCH-logo.png
Logo-ELCIA.png
Logo-ELCIA-Tech-Summit.png
SSIR-logo.jpg
RISC-V-logo.png
synopsys-logo.png
Ministry_of_Electronics_and_Information_Technology.png
Chip_to-start_programme_logo.png
efabless_Logo.png
Semi_Foundation_logo.png
Fossee_Better_Logo.png
NIELIT_Logo-e1685451736655.png
IIT_Madras_Logo.png
IEEE_Robotics_Automation_Logo.png
Semi_Logo.png
OpenFPGA_Logo.png
eSim_Logo.png
IIT_Hyderabad_Logo.png
IEEE_Advancing_Technology_Logo.png
ESDA_Logo.png
OSFPGA_Logo.png
Chips_Alliance_Logo.png
ICT_Academy_Logo.jpg
Redwood_Logo.png
SFAL_Logo.png
350692814_911368376635580_1369131974092767584_n.jpg
PULP_Logo.png
logo1.png
IIT_Bombay_Logo.png
BMS_Logo.png
Google_Logo.png
PIEMR_Logo.png
LD-College-Logo.png
Nirma-University-logo.jpg
IESA-Logo.jpeg
cambridge-logo.webp
NIT-Jamshedpur.png
nasscom.jpg
manipal-academy-logo.jpg
SiFive_Logo.png
sahyadri-logo.png
EFY_1200x300.jpg
WCH-logo.png
Logo-ELCIA.png
Logo-ELCIA-Tech-Summit.png
SSIR-logo.jpg
RISC-V-logo.png
synopsys-logo.png
Ministry_of_Electronics_and_Information_Technology.png
Chip_to-start_programme_logo.png
efabless_Logo.png
Semi_Foundation_logo.png
Envelope-open Facebook X-twitter Linkedin Youtube Github

Quick Link

  • Home
  • Products
  • Blogs
  • About Us
HTML
  • vsd@vlsisystemdesign.com
  • VLSI SYSTEM DESIGN
  • Term of Services