read_sdc – clock constraints
read_sdc is been considered as a very critical command in EDA world, as this is the command which defines your specifications, and if not written and interpreted correctly, can lead a huge delay in tapeout cycle.
Tag Archives: non-50% duty cycle
Continue reading
Generated clock & master clock.. Let’s make it simple!! – Part 3
Hello So now that you get the point of generated clocks in previous Part 1 and Part 2 of this post, now let’s conclude this […]
Generated clock & master clock.. Let’s make it simple – Part 2
hello Based on the responses of previous post of Generated clock & master clock … Let’s make it simple!! – Part 1, I am very […]
