VLSI Physical Design Flow is an algorithm with several objectives. Some of them include minimum area, wirelength and power optimization. It also involves preparing timing constraints and making sure, that netlist generated after physical design flow meets those constraints.

A generalised Industrial PD Backend Flow is illustrated below. (Click on the boxes for details)

What TO DO ???	Why TO DO???